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ABSTRACT
e recent progress in the physical realization of quantum com-
puters (the first publicly available ones—IBM’s QX architectures—
have been launched in 2017) has motivated research on automatic
methods that aid users in running quantum circuits on them. Here,
certain physical constraints given by the architectures which re-
strict the allowed interactions of the involved qubits have to be
satisfied. us far, this has been addressed by inserting SWAP
and H operations. However, it remains unknown whether ex-
isting methods add a minimum number of SWAP and H opera-
tions or, if not, how far they are away from that minimum—an
NP-complete problem. In this work, we address this by formulat-
ing the mapping task as a symbolic optimization problem that is
solved using reasoning engines like Boolean satisfiability solvers.
By this, we do not only provide a method that maps quantum cir-
cuits to IBM’s QX architectures with a minimal number of SWAP
and H operations, but also show by experimental evaluation that
the number of operations added by IBM’s heuristic solution ex-
ceeds the lower bound by more than 100% on average. An im-
plementation of the proposed methodology is publicly available
at hp://iic.jku.at/eda/research/ibm qx mapping.
1 INTRODUCTION
antum computing [15] currently gains considerable momen-
tum. First concepts showing the (theoretical superiority) of this
new computation paradigm have already been developed a few
decades ago (e.g., by Shor’s famous factorization algorithm pro-
posed in [17] or Grover’s database search iteration proposed in [7]).
While this mainly electrified the academic community only, a real
“push” of this topic was caused by the involvement of “big play-
ers” such as IBM, Google, Intel, or Microso in the recent years—
additionally triggering the interest of industry as well as the public
at large [3, 6, 8]. ey are aiming to utilize quantum computers for
applications such as quantum chemistry, optimization, machine
learning, cryptography, quantum simulation, or solving systems
of linear equations [16].
Here, particularly IBM’s approach stands out, which provided
the first publicly available quantum processor (in 2017) that can be
accessed by everyone (not only academics) through cloud access.
Since then, their machines have been used by more than 100,000
users, who have runmore than 6.5 million experiments thus far [9].
is motivated research on automatic methods that aid users in
running quantum circuits on the corresponding machines (known
as IBM QX architectures).
An obvious problem is thereby how to efficiently realize the de-
sired quantum functionality on a respectively given architecture.
e functionality is usually represented by means of a quantum cir-
cuit composed of qubits and quantum operations. bits provide
the basic entity of quantum computers which, as in conventional
computation, may assume two basis states |0〉 and |1〉 but addition-
ally also any superpositions of them. antum operations can be
defined by arbitrary unitary matrices but have to be decomposed
into elementary operations which are supported by the given ar-
chitecture. While for decomposing arbitrary quantum functional-
ity to a sequence of elementary operations many solutions already
exist (by specifying the decomposition manually [4] or using auto-
mated approaches as described in [1, 14]), further constraints need
to be addressed.
In fact, logical qubits used in the originally given quantum cir-
cuit description cannot arbitrarily be mapped to physical qubits
used in theQX architectures, but have to satisfy certain constraints
defined by a coupling map. is can be accomplished by adding
SWAP and H operations—increasing the size of the circuit and, by
this, harming the fidelity of the execution. Accordingly, this raises
the question of how to derive a proper mapping of logical qubits
to physical qubits while, at the same time, minimizing the num-
ber of added SWAP and H operations—an NP-complete problem
as recently proven in [2]. In the recent past, several solutions for
this have been proposed [12, 13, 18, 22, 23]. Moreover, even com-
petitions seeking the best possible solution for this problem have
been conducted in order to further trigger development in this area
(see [11]).
However, none of the methods presented thus far solves this
problem in an exact, i.e., a minimal, fashion. Instead, heuristics are
applied. While this is a reasonable strategy for an NP-complete
problem, it leads to a significant uncertainty about the quality of
the developments outlined above: Even if significant progress can
be observed, it still remains completely unclear how far the pro-
posed heuristics are from the optimum and, hence, how good the
proposed methods really are? Because of this, exact methods that
can generate minimal (or at least close-to-minimal) results are es-
sential for a substantial evaluation of the current state of the art—
even if the optimum can only be generated for small instances.
In this work, we are proposing such solutions. To this end,
we consider all possible applications of the SWAP and H oper-
ations that may influence the realization of an originally given
circuit on a QX architecture—a computationally very expensive
task. In order to cope with this complexity, we propose to utilize
powerful reasoning engines such as solvers for Boolean satisfia-
bility that can cope with large search spaces. Besides that, addi-
tional performance optimizations are proposed that may lead to
solutions which are not guaranteed to be minimal anymore, but
can significantly speed up the solving time while still generating
at least close-to-minimal solutions. is is confirmed by experi-
mental evaluations, which additionally show that IBM’s heuristic
mapping solution exceeds the lower bound by more than 100% on
average.
q1 • T •
q2 H •
q3 H • •
q4
д1 д2 д3 д4 д5 д6 д7 д8
(a) Original
q1 • •
q2 •
q3 • •
q4
д1 д2 д3 д4 д5
(b) Without single qubit gates
Figure 1: antum circuit to be mapped
2 BACKGROUND
To keep this paper self contained, we briefly review quantum cir-
cuits as well as IBM’s QX architectures in this section.
2.1 antum Circuits
antum circuits are a frequently used description means for
quantum computations. Here, the logical qubits are represented
by vertical circuit lines, while quantum gates describe (from le to
right) the order in which quantum operations (whose functionality
is described by unitary matrices) are applied to the qubits. Com-
mon operations that act on a single qubit are X , H , and T , which
negate the state of a qubit, set it into superposition, or apply a
phase shi, respectively.1 In a quantum circuit diagram, these op-
erations are denoted by square boxes labeled with a corresponding
identifier.
Besides operationsworking on a single qubit, there also exist op-
erations acting on multiple ones. A subset of such operations are
controlled operations. Here, a single qubit operation is applied to
the target qubit if all controlling qubits are in the basis state |1〉.
One commonly used representative is the CNOT gate, where a
single control qubit determines whether the state of the target
qubit is inverted or not. e CNOT gate plays an important
role in quantum computations, since it—together with single qubit
operations—provides a universal set for quantum computing, i.e.,
any quantum computation can be decomposed into a sequence of
CNOT and single qubit gates.
In the remainder of this work, we are using the following nota-
tion for quantum circuits:
Definition 1. Let Q = {q1,q2, . . . ,q j , . . . ,qn} be a set of n log-
ical qubits. en, a quantum circuit G = д1д2 · · ·дk · · ·д |G | is a se-
quence of quantum gates, where each gate дk is either a single qubit
gate Uk (q j ,U ) with target qubit q j ∈ Q and a unitary matrix U
describing the corresponding functionality, or a controlled not gate
CNOTk (qc ,qt ) with control qubit qc ∈ Q and target qubit qt ∈ Q
(with qc , qt ).
Example 1. Fig. 1a shows a quantum circuit composed of 4 qubits
and 8 gates. e single qubit gates H and T are visualized by square
boxes labeled withH andT , respectively, while the control and target
qubit of CNOT gates are denoted by • and ⊕, respectively.
2.2 IBM QX Architectures
IBM’s QX architectures have beenmade publicly available through
cloud access in 2017 to allow conducting quantum computations
1Since the actual functionality of the single quantum operations are not relevant in
this work, we refer, e.g., to [15] for a more detailed treatment on that.
p5 p1
p3
p4 p2
Figure 2: Coupling map of IBM QX4 [10]
on real devices. e IBM QX architectures provide the universal
single qubit gateU (θ,ϕ, λ) = Rz (ϕ)Ry (θ)Rz (λ) that is composed of
two rotations around the z-axis and a rotation around the y-axis.
Since the U gate is universal, any single qubit operation can be
conducted by specifying the parameters θ , ϕ, λ. By additionally
supporting CNOT gates, IBM QX architectures allow for universal
quantum computing (even though still limited in the number of
qubits and gate fidelity).
To run quantum circuits on IBM’s QX architectures, the respec-
tive logical qubits have to be mapped to physical ones and gates
have to be decomposed into a sequence of U and CNOT gates.
In this work, we assume that the decomposition step has already
been conducted (by specifying the decomposition manually [4] or
using automated approaches as described in [1, 14]). However,
even then further constraints given by the architectures (called
CNOT-constraints) have to be satisfied. ey state that not all phys-
ical qubits can interact with each other and, hence, CNOT gates
cannot be applied to arbitrary pairs of physical qubits. Moreover,
even if a CNOT gate can be applied to two physical qubits, it is
restricted which physical qubit may serve as control and which
physical qubit as target. ese constraints are defined in a cou-
pling map.
Definition 2. Let P = {p1,p2, . . . ,pi , . . . ,pm} be a set of m
physical qubits available in the architecture. en, the coupling
map CM ⊆ P × P defines which physical qubits can interact with
each other. More precisely,
(
pi ,pj
)
∈ CM states that a CNOT
gate with control qubit pi and target qubit pj can be applied, while(
pi ,pj
)
< CM states that a CNOT gate with control qubit pi and tar-
get qubit pj can not be applied.
Example 2. Figure 2 graphically represents the coupling map
CM = {(p2,p1) , (p3,p1) , (p3,p2) , (p4,p3) , (p4,p5) , (p5,p3)} for the
IBM QX4 architecture as directed graph. More precisely, the physi-
cal qubits p1,p2, . . . ,p5 are visualized as vertices, whereas an entry(
pi ,pj
)
∈ CM is visualized as directed edge from pi to pj . Hence, an
arrow pointing from pi to pj indicates that a CNOT gate with control
qubit pi and target qubit pj can be applied.
To satisfy the CNOT-constraints, one has to map the n logical
qubits q1,q2, . . . ,qn of the circuit to the m ≥ n physical qubits
p1,p2, . . . ,pm of the considered quantum device such that all con-
straints given by the corresponding couplingmap are satisfied. Un-
fortunately, it is usually not possible to find a mapping such that
the constraints are satisfied throughout the whole circuit. More
precisely, the following problems may occur:
• ACNOT gateCNOTk (qc ,qt ) shall be appliedwhile qc and
qt are mapped to physical qubits pi and pj , respectively,
and (pi ,pj ) < CM as well as (pj ,pi ) < CM .
p1   q1 × q2 • H H
p2   q2 × q1
≡
• •
≡
• H • H •
Figure 3: Decomposition of a SWAP operation
• ACNOT gateCNOTk (qc ,qt ) shall be appliedwhileqc and
qt are mapped to physical qubits pi and pj , respectively,
and (pi ,pj ) < CM while (pj ,pi ) ∈ CM
To overcome these problems, one strategy is to insert additional
gates into the circuit to be mapped. More precisely, to overcome
the first issue, one can insert SWAP operations into the circuit that
exchange the state of two physical qubits and, by this, move around
the logical ones (a strategy which also has been applied to make
quantum circuits nearest neighbor-compliant [21]).
Example 3. Fig. 3 shows the effect of a SWAP gate as well as its
decomposition into elementary gates supported by the QX architec-
tures. Assume that the logical qubits q1 and q2 are initially mapped
to the physical ones p1 and p2, respectively (indicated by  ). en,
by applying a SWAP gate, the states of p1 and p2 are exchanged—
eventually yielding a mapping where q1 and q2 are mapped to p2
and p1, respectively.
e second issue may also be solved by inserting SWAP opera-
tions. However, it is cheaper (fewer overhead is generated) to in-
sert four Hadamard operations (labeled byH ) as they switch the di-
rection of the CNOT gate (i.e., to change the target and the control
qubit). is can also be observed in Fig. 3, where H gates switch
the direction of the middle CNOT in order to satisfy all CNOT-
constraints given by the coupling map.
As cost metric, we utilize the number of operations, since each
operation introduces an error with a certain probability. ere-
fore, inserting a SWAP operation increases the cost by 7 (cf. Fig. 3),
whereas switching the direction of a CNOT gate increases the cost
by 4 (since 4 H gates are added). Obviously, the general objective
is to keep the overall cost as low as possible to keep the overall
fidelity as high as possible.
3 DETERMINING A MINIMAL SOLUTION
Recently, first solutions have been proposed which derive a proper
mapping of logical qubits to physical qubits while, at the same
time, satisfying the CNOT constraints (see, e.g., [12, 13, 18, 22, 23]).
However, as discussed in Section 1, it remains unknown how well
they address the general objective reviewed in the previous section
(i.e., how well they keep the costs caused by adding SWAP and H
operations as small as possible). In this section, we describe how
to determine a minimal solution for this problem. To this end, we
first describe the main idea of tackling the underlying complexity
of the problem and, aerwards, introduce a symbolic formulation
describing the problem in terms of a Boolean function. is is even-
tually used to solve the problem by applying powerful and efficient
reasoning engines.
3.1 Main Idea for Tackling the Complexity
In this work, we aim for determining minimal or at least
close-to-minimal solutions for mapping quantum circuits to IBM
QX architectures.2 To this end, we cannot heuristically or incom-
pletely consider the search space but have to consider all possi-
ble applications of the SWAP and H operations that may influence
the realization of an originally given circuit on a QX architecture.
Obviously, this results in a computationally very expensive task
(NP-complete as recently proven in [2]). In order to cope with
this complexity, we propose to utilize powerful reasoning engines
such as solvers for Boolean satisfiability that can deal with large
search spaces. ese solvers address the satisfiability problem de-
fined as follows:
Definition 3. e satisfiability problem determines an assign-
ment to the variables of a Boolean function Φ : {0, 1}n → {0, 1}
such that Φ evaluates to 1 or proves that no such assignment exists.
In an extended interpretation, additionally an objective function F
defined by F (x1, . . . , xn ) =
∑n
i=1wi Ûxi with w1, . . . ,wn ∈ Z and
Ûx ∈ {xi ,xi } is provided. In this case, an assignment is to be deter-
mined which does not only satisfy Φ but, at the same time, mini-
mizes F .
Example 4. Let Φ = (x1 + x2 + x3)(x1 + x3)(x2 + x3). en,
x1 = 1, x2 = 0, and x3 = 1 is a satisfying assignment solving the SAT
problem. Additionally, let F = x1 + x2 + x3. en, x1 = 0,x2 = 0,
and x3 = 0 is a solution which does not only satisfies Φ but also
minimizes F .
In the past, very efficient reasoning engines for the satisfiability
problem have been proposed (see, e.g., [5, 19]). Instead of simply
traversing the complete space of assignments, intelligent decision
heuristics, powerful learning schemes, and efficient implication
methods are applied and, by this, instances composed of numer-
ous variables and constraints—defining huge search spaces—can
be solved efficiently. In this work, we are utilizing this reasoning
power to consider the whole search space and, by this, to tackle
the complexity. To this end, however, a symbolic formulation is
required which completely describes the problem and is provided
in terms of a Boolean function (so that it can be used by those rea-
soning engines).
3.2 Symbolic Formulation of the Problem
In the following, a symbolic formulation of the considered
problem—mapping quantum circuits to IBM QX architectures us-
ing SWAP and H operations—is proposed. To this end, variables
are defined which describe all possible applications of the SWAP
and H operations. More precisely, those operations basically af-
fect how logical qubits from an originally given quantum circuit
are mapped to the physical qubits of an IBM QX architecture. e
mapping might be changed before each gate. Since only CNOT
gates may cause violations of CNOT constraints, we ignore single
qubit gates when formulating the mapping problem.3 is leads to
the following symbolic formulation:
Definition 4. Let G = д1д2 · · ·дk · · ·д |G | be a quantum circuit
composed of |G | CNOT gates. Each gateдk operates on a (logical) con-
trol qubit qc and a (logical) target qubit qt (cf. Def. 1). Furthermore,
2As discussed in Section 2.2, we solve the mapping problem by inserting SWAP and/or
H operations and assume that quantum circuits are already decomposed into elemen-
tary operations. Moreover, we do not consider pre- or post-mapping optimizations
(as, e.g., proposed in [12, 23]) that may be applied before/aer the mapping, but solely
consider the actual mapping process in an exact fashion.
3Note that this additionally reduces the overall complexity of the problem to be solved.
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Figure 4: Symbolic formulation for mapping the circuit shown in Fig. 1a
let Q = {q1, . . . ,q j , . . . ,qn} be a set of n logical qubits that shall be
mapped to the m ≥ n physical qubits in P = {p1, . . . ,pi , . . . ,pm}.
Finally, let CM ⊆ P × P be the description of the coupling map in-
dicating what circuit lines can interact with each other on the given
architecture and how (cf. Def. 2). en, mapping variables xki j with
k ∈ {1, . . . , |G |}, i ∈ {1, . . . ,m}, and j ∈ {1, . . . ,n} are intro-
duced representing whether, before gate дk ∈ G, the logical qubit
q j is mapped to the physical qubit pi (x
k
i j = 1) or not (x
k
i j = 0).
Example 5. Consider again the circuit shown in Fig. 1a (and as-
sume the single qubit gates have been removed as shown in Fig. 1b).
en, Fig. 4 sketches a symbolic formulation for mapping the circuit
to IBM QX4 which represents all possible mappings of logical qubits
to physical qubits. For example, the lemost part of Fig. 4 represents
the initial mapping of the logical qubits to the physical ones. Here,
e.g., seing x113 = 1 represents that logical qubit q3 is mapped to
physical qubit p1 right before gate д1.
Passing this symbolic formulation to a reasoning engine
would yield arbitrary assignments that most likely encode
impossible/useless mappings (e.g., mapping several logical qubits
to the same physical one). Hence, we have to restrict the assign-
ment of variables so that only valid solutions are obtained. To this
end, we have to ensure that:
(1) A well-defined mapping between logical and physical
qubits is conducted (i.e., each logical qubit is uniquely as-
signed to exactly one physical qubit and vice versa). is
is ensured by
|G |∧
k=1
©­«
n∧
j=1
(
m∑
i=1
xki j = 1
)
∧
m∧
i=1
©­«
n∑
j=1
xki j ≤ 1
ª®¬ª®¬ . (1)
(2) All gates only act on physical qubits that have a corre-
sponding entry in the coupling map of the considered ar-
chitecture or an entry where control and target qubit are
switched.4 is is ensured by∧
дk=CNOTk (qc ,qt )∈G
©­«
∨
(pi ,pj )∈CM
(xkic ∧ x
k
jt ) ∨ (x
k
it ∧ x
k
jc )
ª®¬ . (2)
Adding these restrictions and passing the resulting symbolic for-
mulation to a reasoning engine eventually yields a valid solution.
Moreover, the resulting formulation covers the entire search space
4Note that we additionally consider entries where the control and target qubit are
switched since this can be handled by inserting H gates. is way, the reasoning
engines gets to decide what combination of SWAP and H gates yield the cheapest
global mapping.
in a symbolic fashion. Having this, all that is le is a proper de-
scription of the costs of the respectively chosen mapping. As re-
viewed in Section 2.2, these costs accumulate from (1) the costs for
changing the mapping of the logical qubits to the physical ones
throughout the circuit (by inserting SWAP operations) and (2) the
costs for switching the control and the target qubit for CNOT gates
(by inserting H operations). e former one (changes on the map-
ping) may be applied before each CNOT gate (except the first one,
which defines the initial mapping and, hence, can be set arbitrarily
anyway); the laer one (switching the control/target qubits) may
happen in each gate. To properly describe this within the symbolic
formulation, we further introduce the following variables:
Definition 5. Let 1 ≤ k ≤ |G | be the index of gate дk in a quan-
tum circuit,m the number of physical qubits in the considered quan-
tum device, and π ∈ Π a permutation ofm elements that indicates
how the state of the physical qubits is permuted (eventually realized
by inserting SWAP operations). en, the permutation variables ykπ
indicate whether the permutationπ is applied before gateдk (y
k
π = 1)
or not (ykπ = 0). Furthermore, the switching variables z
k indicate
whether the direction of the CNOT gate дk is switched (z
k
= 1) or
not (zk = 0).
Example 6. Consider again the symbolic formulation shown in
Fig. 4. e spots in the circuit where the mapping may change are
sketched by boxes labeled π . Here, the variable assignment before
and aer (i.e., the assignments of xk−1i j and x
k
i j ) may change accord-
ing to a permutation π ∈ Π (eventually to be represented by ykπ ).
Furthermore, in each gate дk , the z
k -variables define whether the
direction of the CNOT gate is switched or not.
Using these variables, we can describe what permutation π ∈ Π
is applied to the states of the physical qubits of the circuit lines
before each gate дk ∈ G by introducing
|G |∧
k=2
©­«
∧
π ∈Π
©­«
m∧
i=1
n∧
j=1
(
xk−1i j = x
k
π (i )j
)ª®¬ ⇔ ykπ ª®¬ . (3)
In fact, this ensures that ykπ is set to 1 iff the assignment of the
variables xk−1i j and x
k
i j indeed describe a change of the mapping
defined by π .5
5If n < m − 1, π cannot be determined uniquely. en, a le-handed implication is
required instead of an equivalence in Eq. (3)—in conjunction with a constraint that
only one variable ykpi is assigned to 1. For sake of clarity of Eq. (3), we assume that
n =m.
Similarly, we can describe for each CNOT gate дk whether the
direction of the control and target qubits are switched by introduc-
ing ∧
дk=CNOTk (qc ,qt )∈G
©­«
∨
(pi ,pj )∈CM
(xkit ∧ x
k
jc )
ª®¬ ⇔ zk . (4)
In fact, this ensures that zk is set to 1 iff, for gate дk , the control
qubit is set to position j and the target qubit is set to position i
although, according to the coupling map, it has to be vice versa
(i.e., control and target qubits are switched).
Satisfying all of the constraints introduced above yields a valid
mapping of the originally given circuit to the desired architecture
while, at the same time, the costs are determined by
F =
|G |∑
k=2
∑
π ∈Π
(7 · swaps(π )ykπ ) +
|G |∑
k=1
(4 · zk ). (5)
Here, swaps(π ) defines the number of SWAP operations needed
to realize the permutation π . is has to be determined for each
permutation π ∈ Π—a process, which needs to be conducted only
once and can be done, e.g., by using an exhaustive search for the
architectures considered in this work. By this, whenever the rea-
soning engine chooses a mapping which eventually creates a per-
mutation π before gate дk , Eq. (3) sets y
k
π = 1 and, hence, adds
the corresponding costs (7 gates for each SWAP operation; cf. Sec-
tion 2) to the overall costs F . Similarly, whenever the reasoning
engine chooses a mapping which requires switching the direction
of a CNOT gate дk , Eq. (4) sets z
k
= 1 and, hence, adds the corre-
sponding costs (4 H operations; cf. Section 2) to the overall costs F .
3.3 Minimizing the Cost
Passing the eventually resulting symbolic formulation to a reason-
ing engine allows to determine a valid mapping together with the
associated cost (i.e., the number of additionally required elemen-
tary operations). Since we are also interested in the minimum
costs, the cost function F needs to be further restricted. One direct
solution could be to simply set F to a fixed value and approach to-
wards the minimum, e.g., by applying a binary search. However,
since many reasoning engines additionally allow to consider an
objective function (cf. Def. 3), the most efficient way is to simply
add the objective min : F to the resulting instance—enforcing the
reasoning engine not only to determine a satisfying assignment
(representing a valid mapping) but, at the same time, also to mini-
mize F .
Example 7. Passing the symbolic formulation sketched in Fig. 4
together with all constraints and the objective function to a reasoning
engine, eventually yields a mapping (and a corresponding addition
of SWAP and H operations) as shown in Fig. 5. is circuit provides
a realization of the originally given circuit from Fig. 1a which is ap-
plicable for the IBM QX architecture specified by the coupling map
shown in Fig. 2 and, at the same time, yields minimum costs caused
by additionally required SWAP and H operations (F = 4).
4 PERFORMANCE IMPROVEMENTS
Determining minimal solutions obviously is the desired way to
go. However, even with powerful reasoning engines, we cannot
always escape the NP-complete complexity of the problem. In
p1   q4
p2
p3   q3 H • H • H
p4   q1 • T H H •
p5   q2 H •
д1 д2 д3 д4 д5
Figure 5: Resulting circuit (with minimal SWAP/H costs)
this regard, the methodology proposed in the previous section al-
lows for several performance improvements. In fact, the reasoning
engine only needs to determine a “minimal” assignment for the xki j -
variables (the variables ykπ and z
k can be ignored, since they are
only used for formulating the costs and their assignments can di-
rectly be deduced from the xki j -variables). For a quantum circuit
composed of n logical qubits and |G | CNOT gates to an architec-
ture withm physical qubits, this leads to a total of n ·m · |G | vari-
ables to be assigned and, hence, an overall search space of 2n ·m · |G |
which can easily be restricted by adding further constraints to
the xki j -variables. While this may lead to solutions which are not
guaranteed to be minimal anymore, it can significantly speed up
the solving time while, at the same time, remaining very close-to-
minimal (as also confirmed by experimental evaluations summa-
rized in Section 5). is section shows possible improvements in
this regard.
4.1 Considering Subsets of Physicalbits
A scenario frequently occurs where the number n of logical qubits
of a given quantum circuit to be mapped is smaller than the num-
berm of physical qubits provided by the architecture (i.e., where
n < m). en, obviously, not all physical qubits are required. In
fact, this allows to consider only a subset ofn physical qubits while
ignoring the remaining m − n ones. Since the number of physical
qubits to consider contributes to the search space in an exponential
fashion, restricting this number yields substantial simplifications.
In order to remain as close as possible to the minimal solution, one
can try out all
(m
n
)
possible subsets of qubits to consider and solve
the respectively resulting (smaller) instances separately. is re-
duces the overall search space to
(m
n
)
2n
2 · |G | .
Example 8. Consider again the symbolic instance for mapping
a four qubit quantum circuit to a five qubit architecture sketched
in Fig. 4. By considering only four physical qubits in the mapping
procedure, the overall search space for a single instance reduces from
24·5·5 = 2100 to 24
2 ·5
= 280. Even if all
(5
4
)
= 5 possible subsets of
physical qubits are considered separately, this still yields a significant
reduction of the overall search space.
e search space can be reduced further by checking whether
some of the physical qubits in a subset are isolated from others (this
can be done in O(n) time). If so, the instance for this subset does
not have to be be passed to the reasoning engine as no solution
can be found anyway.
Example 9. Assume that the circuit over four qubits considered
thus far shall be mapped to the IBM QX4 architecture shown in Fig. 2.
en, all subsets of physical qubits that have to be checked should con-
tain p3, since no connected sub-graph composed of four nodes with-
outp3 is possible. is reduces the number of instances that are passed
to the reasoning engine from
(5
4
)
= 5 to
(4
3
)
= 4.
4.2 Restricting the Possible Permutations
us far, we allowed permutations π ∈ Π of the mapping before
each gate (except the first one where an arbitrary initialization can
be chosen). While this guarantees minimality (since all possible so-
lutions are considered), this substantially contributes to the com-
plexity. In many cases, however, valid and cheap mappings are
still possible if permutations of mappings are allowed not before
all gates д ∈ G, but only before a subset G ′ ⊆ G \ {д1} of them.
With |G ′ | being significantly smaller thanG, this reduces the over-
all search space to 2n ·m ·( |G
′ |+1). While applying this idea, G ′ can
be chosen arbitrarily. A smaller G ′ leads to a larger performance
improvement, but also a more restricted instance (yielding solu-
tions that might be far from minimal or even instances for which
no valid mapping can be determined anymore). In this work, the
following strategies for defining G ′ are considered:6
• Disjoint qubits, which exploits the fact that gates acting on
disjoint sets of qubits can always be mapped in a way that
no intermediate permutations are required.7 To this end,
the quantum circuit is clustered into sequences of gates
acting on disjoint sets of qubits and permutations are only
allowed before each of those sequences.
• Odd gates, which allows permutations only before gates
with an odd index (except for д1). Here, it is still guaran-
teed that a valid mapping can be determined since either
(1) the gates operate on the disjoint sets of qubits as dis-
cussed above, (2) the gates share both qubits, or (3) the
gates share one qubit (and there exists at least one qubit
that can interact with two other qubits).
• bit triangle, which exploits the structure of architec-
tures whose coupling map forms “triangles” of physical
qubits as in case of, e.g., p1, p2, and p3 in Fig. 2. Here, we
can cluster the circuit into sequences of gates where each
sequence acts on at most three qubits. en, each such se-
quence of gates can be mapped to a triangle as described
above and permutations are only required before each of
those sequences.
Example 10. Consider the quantum circuit shown in Fig. 1b. Ap-
plying the strategies proposed above yields the following subsetsG ′:
• Disjoint qubits: G ′ = {д3,д4,д5}, since the gates д1 and д2
operate on disjoint qubits (saving the permutation between
д1 and д2).
• Odd gates: G ′ = {д3,д5}, since they constitute the odd gates
in the circuit.
• bit triangle: G ′ = {д2}, since all gates д2, д3, д4, and д5
operate on only three qubits and, hence, can be mapped to
one of the “triangles” of the architecture without the need
for further permutations. at is, only a permutation prior
to д2 needs to be considered.
6Many more strategies have been considered and evaluated, but are omied in this
paper due to space limitations.
7Note that such a set of gates is called layer in some heuristic solutions [12, 22].
As can be seen, these strategies yield much more restrictive applica-
tions of permutations. While this substantially increases the perfor-
mance of the solving process, it does not harmminimality in this case
(but may for other circuits as evaluated in the next section).
5 EXPERIMENTAL RESULTS
e proposed method for mapping a quantum circuit to the IBM
QX architectures using the minimal number of SWAP and H opera-
tions has been implemented in C++ (the implementation is publicly
available at hp://iic.jku.at/eda/research/ibm qx mapping). As
reasoning engine, the Z3 solver [5] has been utilized. Aerwards,
we conducted extensive evaluations using quantum circuits (also
considered in previous work and taken from [4, 20]) to be mapped
to the IBM QX4 architecture [10]. All evaluations have been con-
ducted on an Intel Core i7-3930K machine with 4 GHz and 64 GB
of main memory running Ubuntu 18.04.
e le part of Table 1 thereby provides a selection of the re-
sults obtained by a first series of evaluations—aiming for evaluat-
ing the effect of the performance improvements discussed in Sec-
tion 4. More precisely, the first three columns describe the name
of the considered quantum circuit, the number of logical qubits n,
and the original cost of the circuit (i.e., the number of single qubit
gates plus the number of CNOT gates before mapping). In the re-
maining columns, we list the cost c (i.e., the number of gates) of the
obtained circuit and the runtime t (in CPU seconds) required by Z3
when applying the method guaranteeing minimality discussed in
Section 3 as well as the adapted methods additionally incorporat-
ing the performance improvements discussed in Section 4. For the
adapted versions, we additionally list the difference to the mini-
mum (i.e., ∆min) in parenthesis. Moreover, for each strategy that
limits the number of permutations, we additionally list in columns
denoted |G ′ | how many permutations are allowed.
As can be seen by these results, determining a mapping with
the minimum number of SWAP and H gates is quite expensive—
only solutions for instances with rather few CNOT gates can be
determined (which is not surprising since the underlying problem
isNP-complete). When considering only a subset of the physical
qubits (cf. Section 4.1), we observe a significant reduction of the
runtime for benchmarks with 3 or 4 qubits, while still preserving
minimality. Limiting the number of permutation also has a tremen-
dous effect on the runtime. In fact, the runtime required to solve
an instance indirectly correlates with |G ′ |. However, limiting the
number of permutations toomuch generates rather poor results re-
garding minimality. For the benchmarks we considered in our eval-
uation, the strategy disjoint qubits always generates results with
minimum cost, whereas the strategy qubit triangle yields the poor-
est results regarding minimality. Still, all strategies provide alter-
natives delivering solutions that are close to the minimum within
acceptable runtime.
In a second series of evaluations, we compared the obtainedmin-
imal and close-to-minimal solutions to the mapping algorithm pro-
vided by IBM’s Qiskit [12]. is allows to evaluate how far exist-
ing heuristic approaches are from the optimum. To this end, we
utilized the mapper available in Qiskit 0.4.15 and list the number
of gates in the obtained circuit in the last column of Table 1 (we do
not list the runtime since all mappings could be determined within
Table 1: Experimental results
Min. (Sec. 3) Perf. Opt. (Sec. 4.1) Performance Optimized (Section 4.2) IBM [12]
Disjoint qubits Odd gates bit triangle
Benchmark n original cost cmin t [s ] c (∆min) t [s ] |G
′ | c (∆min) t [s ] |G
′ | c (∆min) t [s ] |G
′ | c (∆min) t [s ] c (∆min)
3 17 13 3 19 + 17 = 36 59 29 59 (+0) 0 17 59 (+0) 0 9 60 (+1) 0 1 60 (+1) 0 80 (+21)
ex-1 166 3 10 + 9 = 19 31 5 31 (+0) 0 9 31 (+0) 0 5 31 (+0) 0 1 31 (+0) 0 39 (+8)
ham3 102 3 9 + 11 = 20 36 10 36 (+0) 0 11 36 (+0) 0 6 36 (+0) 0 1 36 (+0) 0 48 (+12)
miller 11 3 27 + 23 = 50 82 231 82 (+0) 0 23 82 (+0) 0 12 82 (+0) 0 1 82 (+0) 0 82 (+0)
4gt11 84 4 9 + 9 = 18 34 7 34 (+0) 0 9 34 (+0) 0 5 34 (+0) 0 2 34 (+0) 0 37 (+3)
rd32-v0 66 4 18 + 16 = 34 63 281 63 (+0) 35 16 63 (+0) 35 8 63 (+0) 1 2 72 (+9) 0 101 (+38)
rd32-v1 68 4 20 + 16 = 36 65 276 65 (+0) 35 16 65 (+0) 36 8 65 (+0) 1 2 74 (+9) 0 99 (+34)
4gt11 82 5 9 + 18 = 27 62 133 62 (+0) 137 18 62 (+0) 139 9 62 (+0) 3 5 62 (+0) 1 77 (+15)
4gt11 83 5 9 + 14 = 23 49 17 49 (+0) 17 14 49 (+0) 18 7 50 (+1) 1 3 50 (+1) 0 65 (+16)
4gt13 92 5 36 + 30 = 66 109 528 109 (+0) 533 29 109 (+0) 199 15 110 (+1) 10 9 110 (+1) 5 126 (+17)
4mod5-v0 19 5 19 + 16 = 35 64 256 64 (+0) 264 16 64 (+0) 255 8 68 (+4) 2 3 69 (+5) 0 109 (+45)
4mod5-v0 20 5 10 + 10 = 20 35 10 35 (+0) 10 10 35 (+0) 11 5 35 (+0) 0 3 35 (+0) 0 64 (+29)
4mod5-v1 22 5 10 + 11 = 21 40 7 40 (+0) 7 10 40 (+0) 9 6 40 (+0) 0 3 43 (+3) 0 52 (+12)
4mod5-v1 24 5 20 + 16 = 36 63 54 63 (+0) 55 16 63 (+0) 56 8 63 (+0) 3 3 63 (+0) 0 98 (+35)
alu-v0 27 5 19 + 17 = 36 63 74 63 (+0) 73 16 63 (+0) 38 9 63 (+0) 2 3 67 (+4) 0 101 (+38)
alu-v1 28 5 19 + 18 = 37 64 94 64 (+0) 92 17 64 (+0) 44 9 67 (+3) 10 3 68 (+4) 0 123 (+59)
alu-v1 29 5 20 + 17 = 37 64 351 64 (+0) 355 16 64 (+0) 119 9 64 (+0) 3 3 68 (+4) 0 104 (+40)
alu-v2 33 5 20 + 17 = 37 64 42 64 (+0) 44 17 64 (+0) 44 9 64 (+0) 4 4 64 (+0) 0 99 (+35)
alu-v3 34 5 28 + 24 = 52 90 719 90 (+0) 727 24 90 (+0) 724 12 91 (+1) 10 4 91 (+1) 0 178 (+88)
alu-v3 35 5 19 + 18 = 37 64 103 64 (+0) 101 17 64 (+0) 74 9 64 (+0) 3 3 68 (+4) 0 121 (+57)
alu-v4 37 5 19 + 18 = 37 64 119 64 (+0) 121 17 64 (+0) 43 9 64 (+0) 6 3 68 (+4) 0 110 (+46)
mod5d1 63 5 9 + 13 = 22 48 14 48 (+0) 13 11 48 (+0) 8 7 48 (+0) 5 5 48 (+0) 1 98 (+50)
mod5mils 65 5 19 + 16 = 35 64 96 64 (+0) 98 16 64 (+0) 94 8 65 (+1) 1 3 65 (+1) 0 108 (+44)
qe q 4 5 44 + 27 = 71 94 136 94 (+0) 135 19 94 (+0) 21 14 94 (+0) 9 16 94 (+0) 12 115 (+21)
qe q 5 5 69 + 38 = 107 135 401 135 (+0) 395 26 135 (+0) 21 19 139 (+4) 107 24 145 (+10) 48 163 (+28)
n: number of logical qubits original cost: number of single qubit gates plus number of CNOT gates before mapping c : cost (number of operations) of the mapped circuit
∆min : difference to minimum cost t : runtime in seconds
a second).8 Since the mapping algorithm in Qiskit is probabilistic,
we ran it 5 times for each benchmark and list the observed mini-
mum.
As can be seen, the heuristic approach utilized in IBM’s SDK
Qiskit can be improved significantly. Considering the benchmarks
alu-v3 35 and mod5d1 63 , IBM’s algorithm is 89% and 104% above
the practical minimum that can be reached, respectively. On av-
erage, IBM’s solution yields circuits that are 45% above the mini-
mum (by means of gate count). Considering only the number of
gates added during the mapping (and not the complete mapped
circuit), Qiskit’s solutions are 104% above the minimum given by
F on average—doubling the overhead required for mapping a cir-
cuit. Hence, even though the exact approach proposed in this pa-
per is only applicable for mapping small quantum circuits, it shows
that there is much room for improvement of heuristic approaches—
further motivating research on this topic.
6 CONCLUSIONS
In this paper, we proposed an exact solution for the mapping
of quantum circuits to IBM QX architectures—an NP-complete
problem. To this end, we formulated the considered problem
symbolically and used the Boolean satisfiability solver Z3 to de-
termine a minimal solution. Moreover, we have shown how to
improve the performance by restricting the search space while
still guaranteeing close-to-minimal solutions. By this, we do
not only provide a method that maps quantum circuits to IBM’s
QX architectures with a minimal number of SWAP and H oper-
ations, but also show by experimental evaluation that the num-
ber of operations added by IBM’s heuristic solution exceeds
the lower bound by more than 100% on average. An imple-
mentation of the proposed methodology is publicly available at
hp://iic.jku.at/eda/research/ibm qx mapping.
8Note that, to ensure a fair comparison, we only considered the actual mapping pro-
cess of Qiskit and not the decomposition as well as pre- or post-mapping optimiza-
tions that may be applied before/aer the mapping.
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